

10/607,885 PTO-892

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
19 January 2006 (19.01.2006)

PCT

(10) International Publication Number  
WO 2006/005623 A1

(51) International Patent Classification<sup>7</sup>: G06F 17/30

(74) Agents: MORGAN, Marc et al.; Siemens AG, P O Box 22 16 34, 80506 Munich (DE).

(21) International Application Number:  
PCT/EP2005/007716

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(22) International Filing Date: 13 July 2005 (13.07.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
0415817.6 15 July 2004 (15.07.2004) GB

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (for all designated States except US):  
SIEMENS AKTIENGESSELLSCHAFT [DE/DE];  
Wittelsbacherplatz 2, 80333 München (DE).

(72) Inventors; and


(75) Inventors/Applicants (for US only): SERROYEN, Gert [BE/BE]; Provinciale Steenweg 136, B-2627 Schelle (BE). VANCOMPERNOLLE, Hans [BE/BE]; Markgravenstraat 162, B-2200 Herentals (BE). VERWIMP, Gery [BE/BE]; Oudstrijderstraat 1, B-2140 Borgerhout (BE). VAN LAER, Patrick [BE/BE]; Blommerschotsebaan 7, B-2275 Wechelderzande (BE).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A MEMORY STRUCTURE



(57) Abstract: A memory structure (16) comprises a data storage array (7) and an addressing array (10). The addressing array (10) includes pointers to entries in the storage array (7) and the amount of information stored for the pointers is relatively small rendering the use of the memory more efficient.

WO 2006/005623 A1

### A MEMORY STRUCTURE

This invention relates to a memory structure for storing data in a computer system.

5

In current systems data is stored in a structure in accordance with a digit tree.

Each element or node of the tree contains ten pointers, one for each possible digit value. The pointers point to a node of the next level of the tree.

10

Where the pointer length has a length of four bytes it will be understood that forty bytes of storage will be taken up for the pointers of just one level.

15

According to the invention there is provided a memory configured into a memory structure being at least a two-dimensional array wherein each node of the structure contains a row pointer to a row and a column pointer to a column of the array.

20

By providing such a structure each node requires a three byte pointer to the row and one byte for each of the pointers to the columns. Thus for three columns there is a requirement of thirteen bytes per element. Thus the storage overhead is reduced to one third of that required for the digit tree.

25

A specific embodiment of the invention will now be described, by way of example only, with reference to the drawing in which

Figure 1 shows a computer system having a memory structured in accordance with the invention; and

Figures 2 to 4 are explanatory figures.

As in shown in figure 1, a computer system 1 includes a processor 2 linked by a data-bus and a control bus 3 to input devices 4, output devices 5 and a memory 6.

The input devices 4 can comprise a keyboard and a mouse or other input device.

The output devices 5 include a display and a printer.

The memory 6 is embodied as a memory board of a number of solid-state memory devices. It contains both Read Only Memory (ROM) and Random Access Memory (RAM).

Part of the memory 6 is structured to provide a database of records. The memory 6 is structured in accordance with the invention to provide the database as a two dimensional array of nodes.

The array 7 is depicted in figure 2 and comprises a number of columns 8 and rows 9. The columns are number 0 to X and the rows are numbered 0 to Y.

The structure comprises a number of locations in memory. For example, the \*location is found in column 5 row 6.

In this example X and Y are 9 therefore there are ten rows and ten columns (0 to 9 in each case giving 10 entries).

To obtain access to the contents of the memory locations in the structure and addressing array 10 shown in figure 3 is provided. This comprises a row index 11 and associated column indices 12.

Figure 4 shows that the row index 11 is first accessed and the pointer in the fifth entry corresponding to the fifth row found. The pointer is followed to the

appropriate column indices for that row in 12 and the pointer to the destination 13 (6, 5) followed.

**CLAIMS**

- 5       1.     A memory structure for use in a computer system for the storage of data  
          which structure comprising a storage array and an addressing array for  
          storage of pointers to locations in the storage array.
- 10       2.     A memory structure as claimed in claim 1 wherein the storage array and  
          the addressing arrays are two dimensional arrays.
- 15       3.     A computer system including a memory structure as claimed in claims 1  
          or 2.




Figure 1




Figure 3.





Figure 2.

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP2005/007716

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G06F17/30

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>TED JENSEN: "A tutorial on pointers and arrays in C, version 1.2"</p> <p>INTERNET ARTICLE, 'Online!</p> <p>September 2003 (2003-09), pages 1-53, XP002347448</p> <p>Retrieved from the Internet:</p> <p>URL: <a href="http://pweb.netcom.com/{tjensen/ptr/pointers.pdf">http://pweb.netcom.com/{tjensen/ptr/pointers.pdf</a> 'retrieved on 2005-09-27!</p> <p>page 38, line 10 - page 41, last line</p> <p style="text-align: center;">-/-</p>	1-3

☒ Further documents are listed in the continuation of box C.☐ Patent family members are listed in annex.

## \* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

30 September 2005

Date of mailing of the international search report

18/10/2005

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
 NL - 2280 HV Rijswijk  
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
 Fax: (+31-70) 340-3016

Authorized officer

Bykowski, A



# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/EP2005/007716

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>DAN HIRSCHBERG: "Pointers and Memory Allocation"</p> <p>INTERNET ARTICLE, 'Online!</p> <p>5 May 2003 (2003-05-05), pages 1-3, XP002347505</p> <p>Irvine, CA, USA</p> <p>Retrieved from the Internet:</p> <p>URL: <a href="http://www.ics.uci.edu/{dan/class/165/notes/memory.html}">http://www.ics.uci.edu/{dan/class/165/notes/memory.html}</a>&gt;</p> <p>'retrieved on 2005-09-30!</p> <p>page 2, lines 1-27</p>	1-3